IC Resources Ltd

FPGA Verification Engineer(SystemVerilog/UVM)-Paris

Location
Paris
Salary
Competitive
Posted
30 Nov 2017
Closes
28 Dec 2017
Ref
JO-1711-119079
Contact
David Dixon
Specialist Area
FPGA & ASICS, Hardware
Contract Type
Permanent
Hours
Full Time

FPGA Verification Engineer (SystemVerilog/UVM)

Paris


My client is a well established organisation developing communication systems for 5G networks. Within their offices in Paris, they are seeking an experienced Verification Engineer to join their team Ideally, you will have experience as a Verification Engineer, with an excellent understanding of SystemVerilog and UVM. Previous exposure working with FPGA's, within a 4G/5G/LTE technology domain would be an advantage.


My client is willing to support relocation of candidates who have no working restrictions and are currently in the EU.


Please contact Dave at IC Resources for more details.

Apply for FPGA Verification Engineer(SystemVerilog/UVM)-Paris

Already uploaded your CV? Sign in to apply instantly

Apply

Upload from your computer

Or import from cloud storage

Your CV must be a .doc, .pdf, .docx, .rtf, and no bigger than 1MB


4000 characters left


By applying for a job listed on Electronics Weekly Jobs you agree to our terms and conditions and privacy policy. You should never be required to provide bank account details. If you are, please email us.