IC Resources Ltd

Analog IC Layout Engineer

1 day left

Location
South East England
Salary
Depending on experience
Posted
28 Mar 2018
Closes
25 Apr 2018
Ref
JO-1803-121476
Contact
Ane Bauer
Job Function
Design
Specialist Area
FPGA & ASICS, Hardware, Software
Contract Type
Permanent
Hours
Full Time

Analog IC Layout Engineer - SERDES

Thames Valley

Salary depending on experience


A new opportunity has arisen for a leader in the development of energy efficient communication applications. They are currently seeking an Analog IC Layout Engineer to join their team in the UK. You will be tasked with the Analog/Mixed Signal IC Layout of High Speed Serdes designs in FinFet technology 16nm and below. Industry degree qualified you should have good experience in the fundamental concepts of the Analog/Mixed Signal IC Layout of Serdes designs in lower process nodes, 16nm and below. Experience is required in Analog/Mixed Signal IC Layout of High Speed Analog/Mixed Signal ICs ideally in the GHz or Gb/s range for PLL or HF circuits such as amplifiers, TX, RX, low noise and buffers.


For more information and to apply please contact Ane at IC Resources today!

Apply for Analog IC Layout Engineer

Already uploaded your CV? Sign in to apply instantly

Apply

Upload from your computer

Or import from cloud storage

Your CV must be a .doc, .pdf, .docx, .rtf, and no bigger than 1MB


4000 characters left


By applying for a job listed on Electronics Weekly Jobs you agree to our terms and conditions and privacy policy. You should never be required to provide bank account details. If you are, please email us.

More searches like this