IC Resources Ltd

Principal Digital IC Verification Engineer - Austria

2 days left

Location
Austria
Salary
Excellent salary + benefits package
Posted
24 Sep 2017
Closes
22 Oct 2017
Ref
J42034
Contact
David Dixon
Job Function
Design, Team Leader, Test
Specialist Area
FPGA & ASICS
Contract Type
Permanent
Hours
Full Time
Principal Digital IC Verification Engineer
Austria
Excellent salary + benefits package

Our client is one of the most innovative IC development companies in the industry today. Creating state-of-the-art mixed-signal IC devices, the organisation is undergoing rapid international expansion and as part of this, they seek a Principal Digital IC Verification Engineer to play a leading role out of their office in Austria.

Essentially the role of the Principal Digital IC Verification Engineer to lead the development process of the company's niche-market mixed-signal products. This role will involve working closely with the Project Manager and will be a technically challenging 'hands-on' verification role using current verification methodologies. You will be working on high performance ICs geared towards power consumption and efficiency for today's booming consumer devices.

Essential requirements:
* The ideal candidate will have extensive experience in state-of-the art verification methodologies owning and leading the verification of SoCs
* SystemVerilog for verification using advanced verification methodologies (OVM/UVM or similar such as Specman, e, SystemC, etc)
* Assertions based verification
* Constraint random driven verification
* Fluent in either Verilog or VHDL RTL coding and ASIC design methodology

Experience in the following is desirable, however not essential:
- Low power design
- Analog / mixed-signal design
- Team lead / project management

This is a superb chance to join a strong semiconductor company offering highly competitive salary packages and international work opportunities.

Contact Dave Dixon at IC Resources for further details.

Key words: Digital, ASIC, ASSP, IC, SoC, Verification, RTL, VHDL, Verilog, OVM, UVM, SystemVerilog, Specman, e, SystemC, C++, class-based, assertions, Semiconductor, Austria.

Apply for Principal Digital IC Verification Engineer - Austria

Already uploaded your CV? Sign in to apply instantly

Apply

Your CV must be a .doc, .pdf, .docx, .rtf, and no bigger than 1MB


4000 characters left


By applying for a job listed on Electronics Weekly Jobs you agree to our terms and conditions and privacy policy. You should never be required to provide bank account details. If you are, please email us.