IC Resources Ltd

Senior Digital ASIC Design Engineer

Competitive salary + excellent rewards
24 Mar 2017
21 Apr 2017
Kathy Campling
Job Function
Specialist Area
Contract Type
Full Time
Senior Digital ASIC Design Engineer

A Senior Digital ASIC Design Engineer is sought by this world leading technology company based just outside London. The successful candidate will become part of a dynamic and motivated design team working on the full design cycle from specification and implementation through to verification. You will also get the opportunity to work with cutting edge EDA tools and advanced silicon processes. The role will involve working with the system architect to define module level architectures and documenting these module specifications.

To be considered for this position you will have the following skills:

* An excellent knowledge of digital design techniques, including high speed and low power design.
* You must be proficient in RTL design with previous experience coding in VHDL or Verilog.
* You must be familiar with the whole ASIC design process
* Previous experience with synthesis, formal verification and power compiler is highly desirable.

The role offers an opportunity to make a real difference to the designs that are used in many of the most desirable gadgets on the market today. It also offers great career progression including the opportunity to progress into people management.

For more information or to apply please contact Kathy Campling.

Digital, ASIC, SoC, Hardware, Software, Verification, RISC, Specman e, Microprocessor, ARM, EDA, UNIX, LINUX, Tcl, Perl, systemC, C, C++, embedded programming, systemC, TLM, metric driven, job, SVA, assertions, formal, formal verification, formal methods, Vera, Specman e, E Language, technical training, cadence, mentor graphics, Synopsys, Xilinx, Altera, Microsemi, Lattice, consultancy, customer-facing, FPGA, RTL, Design, OVM, VMM, UVM, SystemVerilog, VHDL, Verilog, testbench, Semiconductor, Watford, Hertfordshire, UK, England, Europe

More searches like this