IC Resources Ltd

Principal Digital IC Design Engineer - Munich

München (81249)
€90000 - €100000 per annum + excellent bonus and benefits
16 Oct 2016
13 Nov 2016
Caroline Pye
Job Function
Specialist Area
Contract Type
Full Time
A superb opportunity for a Principal Digital ASIC Design Engineer to join growing IC Design team, based in Munich.

Our client is essentially one of the world's biggest names in consumer electronics; renowned for sheer excellence in hardware and software design. They are looking to hire a best in class in engineering talent, across Digital, Analog and Mixed Signal Design. For the Digital hire, they are seeking an experienced Principal Digital ASIC Design expert with strong experience working on mixed signal chip sets. This position offers unparalleled challenge and opportunity; a truly exciting chance to be part of a new ASIC development venture in Munich.

The Principal Digital IC Design Engineer will work closely with the systems team to develop detailed design specifications and implement the function in Verilog RTL. This team is scheduled for significant growth over the coming year; hence the Principal Digital IC Design Engineer will play a fundamental role in the digital design effort for mixed-signal circuits for consumer devices, and the subsequent growth of the team.

As the successful candidate, you will have:
A Master degree (preferred) in Electronic Engineering, or similar
*Established experience in Digital IC / ASIC Design, with expertise in RTL coding (Verilog / VHDL)
*Knowledge of the best practices with respect to implementation of digital logic
*Strong Understanding of digital design flow including
-RTL simulation
-logic synthesis
-timing constraints and timing closure
-static timing analysis (STA)
-gate level simulation and equivalence checking

Excellent communication skills in English are required with knowledge of the German language an asset.

Please contact Caroline at IC Resources to apply.

Applicants with experience in the following; Semiconductor, Digital, IC, ASIC, SoC, RTL, Verilog, VHDL, synthesis, STA, timing analysis, timing closure, mixed-signal can be considered for this position. Location: Munich, Germany.

More searches like this