IC Resources Ltd

Junior Verification Engineer

2 days left

Exceptional salary + Fantastic Benefits
02 Oct 2016
30 Oct 2016
David Dixon
Contract Type
Full Time
Junior Verification Engineer - Villach, Austria

A Junior Digital Verification Engineer with excellent complex verification skills (System C, systemVerilog, Specman, UVM) is sought for a challenging and varied role within a leading provider of semiconductors and system solutions for automotive and industrial electronics & chip card and security applications.

You will be part of an international team with interfaces to concept engineers as well as analog and digital designers, and will have responsibility over the verification methodology. This exciting opportunity involves the creation and maintenance of verification plans, defining verification metrics and setting up power aware verification environments and executing tests at RTL and gate-level.

The ideal candidate will;

*Have at least 2 years' experience in pre-silicon verification
*Have an in-depth knowledge and project experience of systemVerilog, Verilog, VHDL, OVM, UVM and/or SVA
*Have a good knowledge of Unix programming languages such as shell, Perl and TCL

Any knowledge of Power Applications (DC-DC converters, inverters) PSL, SystemC, Property Checking and Mixed-signal Verification would be beneficial, but is not required.

You will be able to communicate well with all internal and external groups, with a great team spirit and drive to get things done. Fluent English is essential; any German language skills would be a bonus.

This is a unique opportunity to join a rapidly expanding company offering fantastic career and skills development opportunities, as well as an exceptional salary and company benefits package.

If this sounds like your next career move then please contact me for further details.

Keywords: Digital, ASIC, SoC, Hardware, Software, Verification, RISC, Specman e, Microprocessor, ARM, EDA, UNIX, LINUX, Tcl, Perl, SystemC, Vera, Specman e, E Language, C, C++, IC Design, testbench, testplan, object oriented, constrained random, ABV, scoreboard, RTL simulation, travel, cadence, mentor graphics, Synopsys, Xilinx, Altera, Microsemi, Lattice, FPGA, RTL, Design, OVM, VMM, UVM, SystemVerilog, VHDL, Verilog, testbench, Semiconductor, Villach, Graz, Austria, Europe, Job, DC-DC, Converter, Inverter, Power Management, Power Aware, Junior, Graduate, Entry-level, Job, Career, Opportunity, Engineer

Apply for Junior Verification Engineer

Already uploaded your CV? Sign in to apply instantly

All answers are required


Your CV must be a .doc, .pdf, .docx, .rtf, and no bigger than 1MB

4000 characters left

By applying for a job listed on Electronics Weekly Jobs you agree to our terms and conditions and privacy policy. You should never be required to provide bank account details. If you are, please email us.