IC Resources Ltd

Senior Verification Engineer - Cambridge, UK

Location
Cambridge
Salary
Exceptional salary + Fantastic Benefits
Posted
17 Sep 2016
Closes
15 Oct 2016
Ref
J37401
Contact
David Dixon
Job Function
Test
Specialist Area
FPGA & ASICS
Contract Type
Permanent
Hours
Full Time
Senior Verification Engineer - Cambridge, UK

A skilled Senior Verification Engineer with excellent complex verification skills (systemVerilog, OVM/UVM, C++) is sought for an exciting position within a rapidly expanding and extremely well funded Cambridge based start-up, who are developing integrated development environments targeted at multiprocessor System on Chip (SoC). This is a ground breaking new technology that is set to increase the flexibility and robustness of embedded SoC products, whilst significantly reducing time to market, offering the successful applicant the chance to be a part of something truly unique and emerging.

The ideal candidate will have:

*Experience of formulating and writing System Verilog coverage statements.
*Familiarity with SVA assertions or similar.
*A high competence with System Verilog, Verilog and C++.
*Experience of creating test benches and testing.
*Exposure to UVM or OVM environments.

The ability to work as part of a team in a dynamic and fast paced environment under pressure is essential, and applicants must have at least 3 years experience in a relevant position as well as excellent academics.

This role will involve interfacing closely with all members of this small design team, in order to achieve technically challenging verification objectives in a short timeframe. This is a unique challenge for any engineer looking to push the boundaries of advanced verification and further their career and technical skills at the same time.

Candidates must be eligible to work in the UK.

If this sounds like your next career move then please contact me to apply or for further details.


Keywords: Digital, ASIC, SoC, Hardware, Software, Verification, RISC, Specman e, Microprocessor, ARM, EDA, UNIX, LINUX, Tcl, Perl, SystemC, Vera, Specman e, E Language, C, C++, IC Design, testbench, testplan, object oriented, constrained random, ABV, scoreboard, RTL simulation, travel, cadence, mentor graphics, Synopsys, Xilinx, Altera, Microsemi, Lattice, FPGA, RTL, Design, OVM, VMM, UVM, SystemVerilog, VHDL, Verilog, testbench, Semiconductor, Cambridge, UK, Europe

Apply for Senior Verification Engineer - Cambridge, UK

Already uploaded your CV? Sign in to apply instantly

All answers are required

Apply
}

Your CV must be a .doc, .pdf, .docx, .rtf, and no bigger than 1MB


4000 characters left


By applying for a job listed on Electronics Weekly Jobs you agree to our terms and conditions and privacy policy. You should never be required to provide bank account details. If you are, please email us.

More jobs like this