IC Resources Ltd

Senior Verification Engineer - Munich, Germany

€60000 - €70000 per annum + to 70k Euros DOE + Company Benefits
03 Apr 2013
01 May 2013
Clare O'Brien
Job Function
Design, Test
Specialist Area
Contract Type
Full Time
Senior Verification Engineer - Munich, Germany

A unique opportunity for an ambitious verification engineer has become available in Munich, within a global leader in embedded processing solutions, supporting the automotive, consumer, industrial and networking markets.

In this role you will have the chance to take on responsibility for the definition, planning, and execution of the entire verification activities for complex SoCs (multicore MCUs) targeted for automotive safety applications. You will also expand on your leadership skills by coordinating verification activities inside the local team as well as in collaboration with international teams.

The ideal candidate will have;

* Extensive SoC design and verification experience using VHDL, Verilog, SystemVerilog or Specman e.
* In depth knowledge of Testbench and MCU Architecture
* Experience of Assertion based verification and Formal methods
* Excellent communication in English and at least basic German skills

This is a unique opportunity to join a rapidly expanding company offering fantastic career and skills development opportunities, as well as an exceptional salary and company benefits package. Engineers with 5-7 years' experience are desirable, making this the ideal opportunity for a senior engineer to fast-track their career development into a leadership role.

Candidates must be eligible to work in Germany.

If this sounds like your next career move then please contact clare@ic-resources.com to apply or for further details.

IC Resources - your first contact for ASIC design and verification jobs globally.

Keywords: Digital, ASIC, SoC, Hardware, RTL Design, Formal Verification, Automotive, MCU, Assertions, Assertion, Microcontroller, SoC, HDL, Software, Verification, RISC, Specman e, Microprocessor, ARM, EDA, UNIX, LINUX, Tcl,Perl, SystemC, Vera, Specman e, E Language, C, C++, IC Design, testbench, testplan, object oriented, power, constrained random, ABV, scoreboard, RTL simulation, travel, cadence, mentor graphics, Synopsys, Xilinx, Altera, Microsemi, Lattice, FPGA, RTL, Design, English, German, OVM, VMM, UVM, SystemVerilog, VHDL, Verilog, testbench, Semiconductor, Munich, Germany, Europe, Job