IC Resources Ltd

Lead Mixed-Signal Verification Engineer - Cork, Ireland

€40000 - €70000 per annum + Exceptional salary + Fantastic Benefits
29 Mar 2013
26 Apr 2013
Clare O'Brien
Job Function
Design, Test
Specialist Area
Analogue, FPGA & ASICS
Contract Type
Full Time

Lead Mixed Signal Verification Engineer - Cork, Ireland

A Verification Engineer with excellent complex verification skills (assertion and coverage based verification, Specman, Vera, systemVerilog) is sought for a challenging and varied role involving the verification of mixed-signal communication IP.

Experience as a verification architect would be beneficial for this role, as you will be establishing the verification methodology, tools and infrastructure, and executing this methodology all the way to production.
The ideal candidate is one who is able to positively and strategically influence the Ser Des design teams with an eye towards improving overall product quality.

The ideal candidate will have significant experience of;

*A mixture of Verilog, VHDL, systemVerilog, Vera and Specman E, OVM, UVM, eRM, assertion and coverage based verification.
*Formal property checking tools (Jasper, Cadence (IEV), Synopsys (Magellan))
*Mixed-signal verification tools and methodologies (CoSim/Nanosim), DFT, and an understanding of database management (regression management)
*Silicon debug at the tester and board level and operating system and software bring up on silicon
*FPGA's, emulation and co-simulation platforms such as Palladium, Mentor, and Eve

Candidates must be eligible to work in Ireland.

This is a unique opportunity to join a rapidly expanding company offering fantastic career and skills development opportunities, as well as an exceptional salary and company benefits package.

If this sounds like your next career move then please contact me for further details.

IC Resources - your first contact for ASIC design and verification jobs globally.

Keywords: Digital, ASIC, SoC, Hardware, Software, Verification, RISC, Specman e, EDA, UNIX, LINUX, Tcl,Perl, SystemC, Vera, Specman e, E Language, C, C++, IC Design, testbench, testplan, object oriented, constrained random, ABV, scoreboard, RTL simulation, travel, cadence, mentor graphics, assertion based, coverage based verification, co-simulation, simulation, emulation, board level, test, software bring up, silicon, database management, regression management, Palladium, Mentor, Eve, Synopsys, Xilinx, Altera, Microsemi, Lattice, FPGA, RTL, Design, OVM, VMM, UVM, eRM, SystemVerilog, VHDL, Verilog, testbench, Semiconductor, Cork, Ireland, Europe