IC Layout Engineer - German speaker
This job has now expired
In this position you will be involved in Analog and Digital IC Layout and will be responsible for DRC, LVS, converting schematics into physical drawings, ensuring quality of data sent to the fab, commercial and quality targets in the domain of layout including elements such as; die size, absence of latch-up issues, functionality and output characteristics of ICs.
The successful IC Layout Engineer will be industry degree qualified (or equivalent), have solid experience in Analog or Digital IC Layout and a working knowledge of Cadence Virtuoso tools. Experience also required in Digital and Analog electronics, layout and verification tools, design process flows, and hierarchic
Knowledge of the German language is required for the position.
Apply today for immediate consideration.
Key words: Digital, Analog IC Layout, DRC, LVS, CAD, EDA, Cadence, BackEnd, Semiconductor, Germany.
IC Resources - your first contact for ASIC design and verification jobs globally.