Skip to content

IC Resources Ltd

DFT Engineer - Cambridge

This job has now expired

IC Resources Ltd
25 November 2012
23 December 2012
Caroline Pye
Job Function
Specialist Area
Contract Type
£££Very competitive + benefits

Further information

Superb new DFT opportunity with established Semiconductor client in Cambridge.

My client has an immediate vacancy for a DFT (Design for Test) Engineer to join its leading wireless ASIC team based in Cambridge.

Requirements must include:
*A good degree (BSc/MSc/PhD) in Computer Science, Electronic Engineering or relocated field
*Strong experience in DFT for digital ASIC designs
*Skills in scan and DFT insertion, ATPG pattern generation, memory BIST and JTAG
*Experience using Mentor or Synopsys DFT tools
*A good all-round knowledge of digital ASIC design, with experience using Verilog language

Exceptional career prospects await with this company. If you are a high calibre engineer with strong academics and relevant DFT expertise, please email your CV to Caroline at IC Resources.

Key words: DFT, Digital, SoC, ASIC, RTL, Boundary, scan, insertion, ATPG, BIST, JTAG, test, ATE, EDA, Synopsys, Mentor, debug, yield, test pattern generation, Semiconductor, Cambridge, East Anglia, UK.

IC Resources - your first contact for ASIC / FPGA jobs globally

IC Resources Ltd

Our team of 50 consultants offers more than 500 years of industry and specialist recruitment experience in the Semiconductor, Software, Electronics, and User Experience arenas.

Cookies on the Electronics Weekly Jobs website

Our website uses cookies, which are small text files that are widely used in order to make websites work more effectively. To continue using our website and consent to the use of cookies, click away from this box or click 'Close'.

Find out more about our cookies and how to change them close x